Streak Cameras are an essential diagnostic tool used in shock physics and high energy density physics experiments. Such experiments require well calibrated temporally resolved diagnostics for studying events that occur in the nanosecond to microsecond time scales. Although streak cameras are among the most common detectors used within the high energy density physics community, they require frequent calibration and typically lack reproducibility in the fine detail. A solid state device with similar temporal performance characteristics could provide several advantages to current streak camera systems by utilizing discrete spatial resolution set by the sensor diodes. National Security Technologies (NSTec) has built a multi-channel solid state streak camera (SSSC) prototype, in collaboration with Sandia National Laboratories, as part of an ongoing project to develop the technology to a level competitive with analog streak cameras. The device concept and results from electronic testing of our first prototypes will be discussed in this manuscript. These measurements will be used as a base for future SSSC development projects.
INTRODUCTION
Streak camera detectors are a widely used diagnostic in a variety of experiments. Among these are shock physics and high energy density experiments which require reproducible spatial and temporal detector performance under extreme conditions. The detector efficiency of streak cameras is highly dependent on the wavelength range, and photocathode material used, with typical quantum efficiency ranging anywhere from 0.1% for X-ray detection, to 30% in the IR region. These low detector efficiencies limit the quality of data obtained. The spatial resolution of vacuum based streak cameras is limited by space charge and electron optics, both degrade the performance of the detector. Such detectors are commonly single use, or require routine calibration and characterization. The cost of replacement cameras and maintenance is high, and a solid state solution will provide a reliable and cost effective option with improved performance.
Solid state detection has been an area of growth in the past few decades. Back illuminated Si CCD detector chips can be as large as 2000 x 2000 pixels, with ~8 µm pixel size [1] . Recently developed framing detectors are capable of obtaining up to 10 frames within a fraction of a second [2, 3] . Advances in II-VI semiconductor research have extended the operational range of solid state detectors well above 10 keV, with the use of CdTe chips [4] . Finally, diode arrays with ~200 µm element size and ~1-2 ns rise times are now commercially available [5] . In addition to sensor development, advances have also been made in fast signal sampling. Recently, several chips have been developed that are aimed at replacing oscilloscopes. Among these are the DRS4 [6] and PSEC4 [7] chips that utilize an on-chip switched capacitor array for signal sampling. The integration of such a chip with a 1-D or 2-D semiconductor diode array can potentially be used as a replacement for a streak camera detector [8] . This manuscript provides a description and electronic characterization results of a single board 6-channel prototype, and a scaled modular 24-channel prototype. The bandwidth of both devices is compared to the DRS4 chip. The performance results from testing the prototypes will be incorporated into feedback for the next generation device with many more channels.
SSSC CONCEPTUAL DESIGN
In a typical experiment, streak cameras are used to record temporal information of dynamic phenomenon over a given time window. The components of a streak camera are shown in Figure 1 . An incident photon impulse is limited spatially to 1-D with a slit. A photocathode is used to convert photons to electrons which are then extracted and accelerated with a strong electric field within a vacuum tube. The electron signal is temporally dispersed with a set of voltage ramps applied to two parallel "sweep" plates, and focused onto an imaging detector. The resulting image provides a time varying profile of the incident impulse as a function of position along the slit. Taking lineouts along the temporal axis of the recorded image for each spatial resolution element produces the temporal evolution of the photon source. The proposed SSSC would utilize a 1-D photodiode array in place of the slit and cathode. Each photodiode would represent a spatial resolution element set by the photodiode size and pitch. The diodes produce current generated by the incident photon impulse that is continuously sampled by the capacitor array within the fast sampling chip. The chip is clocked to lock in and readout charge from each capacitor, which is then displayed for each photodiode position. Such a device would collect time varying information as a function of position, identical to what is recorded with a streak camera detector. In addition, it will be possible to extend this concept to 2-D, with improvements to current photodiode array designs, and continual maturity of sampling chips needed for such a technology. Current off-the-shelf sampling chips can easily be daisy-chained to provide long time windows and scaled to accommodate many more photodiodes. Further work will be needed to improve the ASIC design toward supporting large 1-D and 2-D arrays on par with the number of resolution elements in a streak camera detector. 
PROTOTYPE DESIGN
The 6-channel PSEC4 prototype is built on a single, compact printed-circuit-board (PCB). The electronics card stack-up consists of the power and communications card, the FPGA control card, and the single instance PSEC4 card. A block The DB9 serial interface is a RS422 differential serial interface operating at 460 kbps. The ST optical trigger input is typically driven by a Highland Technology J720 electrical-to-fiber optic converter. The ST optical serial interface is driven by a F422CADJ interface card. The FPGA card implements a Cyclone IV Altera FPGA (EP4CE22F17C6) with necessary internal memory and IO to support the PSEC4 data acquisition system. The PSEC4 card provides the supply conditioning, bias voltages, and signal input circuit required by PSEC4. The custom firmware (VHDL) provides the system controls and a custom computer software package provides a Windows® based graphical user interface (GUI) for system control and display. The 6-channel prototype is shown in Figure 3a . The multi-channel SSSC system electronics is based on a modular stacked PCB approach, see Figure 3b . It consists of four 6-channel PSEC4 boards of higher component density than the earlier 6-channel PSEC4. Standard PCB header connectors are used to make the board-to-board connections. This type of integration allows us to build on previous system electronics designs and proven interfaces to implement new detectors or new variants of the same detector. The single-instance implementation is structured to support growth to multi-instance PSEC4 systems. 
PROTOTYPE PERFORMANCE CHARACTERIZATION
Device testing was focused on characterizing the prototype bandwidth in the high frequency range up to 2.5 GHz and crosstalk up to 1.4 GHz. Results of the 24-channel system were compared to the performance of the single-board prototype (6-channel PSEC4) as well as a deployed digitizer option, the DRS4 [1] . The 24-and 6-channel designs were tested from 100 MHz to 2.5 GHz in intervals of 50 MHz. To determine the frequency range of the devices a 500 mV fixed amplitude sine wave was input to the PSEC4 using a sine wave generator, and output voltage reported by the PSEC4 was recorded. The setup is shown in Figure 4 . To ensure that accurate input voltage levels were achieved, the amplitude of each input sine wave was verified with a Tektronix TDS 6604 digital oscilloscope and adjusted until the desired output level was measured by the scope. This test was performed using a Hewlett Packard 8648D 9 kHz-4000 MHz signal generator. A confirmatory test was done with a Tektronix AWG70001A arbitrary waveform generator as input, where we normalized the ratio of input/output. The DRS4 response was measured in 100 MHz intervals from 100 MHz-1.4 GHz using a Hewlett Packard 8648D 9 kHz -4 GHz signal generator only. The data was collected using channel 2 of the DRS4 device, along with channels 2 and 3 of the 6 -and 24-channel PSEC prototypes respectively. Useable frequency range for all devices was determined with these measurements, and is defined as the ratio of the output amplitude vs input amplitude, on a dB scale. The sampling rate used to collect the data was 1/94 ps, over a total data collection time window of 24 ns. The amplitudes were determined with a least-squares fitting routine in MATLAB. Both the input and output signals were fit to a sine wave. An example fit is shown in Figure 5 . Adjacent channel crosstalk was also characterized on neighboring channels with a sine wave in order to get a measure of expected signal loss. is the maximum ADC counts (12-bit), and ADC units is the measured ADC count value.
Prototypes with the PSEC4 chip, i.e. the 6-and 24-channel devices, showed a greater bandwidth in comparison to the test board with a DRS4 chip. The results are shown in Figure 6 . The DRS4 shows a bandwidth of 700 MHz, while both PSEC4 prototypes show a useable range of 200 MHz to 1.5 GHz and increased gain in the higher frequency range from 700 MHz to 1.5 GHz. This is a significant high frequency improvement over the DRS4 chip. Gain stability in this region will improve as amplifier and high and low pass filters are added to the design in the future. Figure 6 . Bandwidth comparison of the PSEC4 6-channel, PSEC4 24-channel and the DRS4 chip test board. The 24-channel PSEC4 data (shown in red) was compared to data taken using the same procedure for the 6-channel PSEC4 prototype (shown in green) as well as the DRS4 (shown in blue), a currently deployed digitizer. The DRS4 showed a bandwidth of 700 MHz (dashed black), and the 6-channel PSEC4 showed a useable frequency range from 200 to 1500 MHz (solid black).
Adjacent channel crosstalk is presented as the ratio of recorded voltage amplitude of the adjacent PSEC4 channel to input voltage amplitude as recorded by a Tektronix TDS 6604 digital oscilloscope. A 600 mV sine wave input was used for all three digitizers under test. Results show that the 24-channel PSEC4 was able to achieve similar crosstalk levels to the 6-channel PSEC4 with a higher board density design and greater spatial resolution capability. Average crosstalk levels for both PSEC4 prototypes were less than -25 dB under 800 MHz, as shown in Figure 7 . Crosstalk levels within the bandwidth will improve as amplifiers and upgraded trace routing is added to the design in the future. 
CONCLUSIONS
Testing of the 24-channel PSEC4 SSSC prototype confirmed that the technology is suitable to be pursued further as a replacement for tube-based streak cameras. Performance results for the PSEC4 showed a useable bandwidth range of 200 MHz -1.5 GHz , and crosstalk levels were maintained with higher board density. Recommendations have been made based on these results regarding software and hardware changes for future iterations including improving trace layout for decreased crosstalk, adding amplifiers, increasing record length, and adding adjustable sampling rate capability. This type of solid state device is intended to replace detectors with temporal resolution of 1 ns or greater, given the current limitations of the ASIC design and temporal response of the sensor diodes. We anticipate that the next generation prototypes will be tested at a laser facility upon implementation of improvements noted above. Such a device would easily support customized sensors for use in measuring various photon energies and particles.
